Normal view MARC view ISBD view

Verilog HDL

By: Palnitkar, Samir.
Publisher: Noida Pearson Education 2003Edition: 2nd.Description: 490 p. | Binding - Paperback |.ISBN: 978-81-775-8918-4.Other title: Guide to digital design and synthesis.Subject(s): EXTC EngineeringDDC classification: 621.392 Online resources: Explore NDLI Materials
Tags from this library: No tags from this library for this title. Log in to add tags.
    average rating: 0.0 (0 votes)
Item type Current location Collection Call number Status Date due Barcode Item holds
 Text Books Text Books School of Engineering & Technology
Reference Section
Reference 621.392 PAL (Browse shelf) Not For Loan E13398
 Text Books Text Books School of Engineering & Technology
Reference 621.392 PAL (Browse shelf) Not For Loan E13399
 Text Books Text Books School of Engineering & Technology
Circulation 621.392 PAL (Browse shelf) Available E13400
 Text Books Text Books School of Engineering & Technology
Reference 621.392 PAL (Browse shelf) Not For Loan E13401
AV Material AV Material School of Engineering & Technology
AV Materials
Reference 621.392 PAL (Browse shelf) Not For Loan AE546
AV Material AV Material School of Engineering & Technology
AV Materials
Reference 621.392 PAL (Browse shelf) Not For Loan AE547
AV Material AV Material School of Engineering & Technology
AV Materials
Reference 621.392 PAL (Browse shelf) Not For Loan AE548
AV Material AV Material School of Engineering & Technology
AV Materials
Reference 621.392 PAL (Browse shelf) Not For Loan AE549
Total holds: 0

Fully updated for the latest versions of Verilog HDL, this complete reference progresses logically from the most fundamental Verilog concepts to today's most advanced digital design techniques. Written for both experienced students and newcomers, it offers broad coverage of Verilog HDL from a practical design perspective. One step at a time, Samir Palnitkar introduces students to gate, dataflow (RTL), behavioral and switch level modeling presents the Programming Language Interface (PLI) describes leading logic synthesis methodologies explains timing and delay simulation and introduces many other essential techniques for creating tomorrows complex digital designs. Palnitkar offers a wealth of proven Verilog HDL modeling tips and more than 300 fully-updated illustrations, examples and exercises. Each chapter contains detailed learning objectives and convenient summaries.

There are no comments for this item.

Log in to your account to post a comment.
Unique Visitors hit counter Total Page Views free counter
Implemented and Maintained by AIKTC-KRRC (Central Library).
For any Suggestions/Query Contact to library or Email: librarian@aiktc.ac.in | Ph:+91 22 27481247
Website/OPAC best viewed in Mozilla Browser in 1366X768 Resolution.

Powered by Koha